


· PROPERTY OF THE PROPERTY OF









4/36


FIG. 4



5/36

FIG. 5









FIG. 8







FIG. 10



11/36

FIG. 11




FIG. 12





FIG. 13

LANE 0	LANE 1	LANE 2	LANE 3
CONTROL INFORMATION	STATE INFORMATION	RESERVED	RESERVED
D0	D1	D2	D3
D4	D5	D6	D7
D8	D9	D10	D11
D12	D13	D14	D15
		:	
D28	D29	D30	D31

1310 —

•						
STATE INFO	ORMATION					
NAME	DESCRIPTION					
SLOT NUMBER	DESTINATION SLOT NUMBER WHERE CELL DATA BEING SENT					
PAYLOAD STATE	RESERVED, SOP, DATA, ABORT					
SOURCE OR DESTINATION PACKET PROCESSOR IDENTIFIER	ENCODED NUMBER IDENTIFYING A SOURCE OR DESTINATION PACKET PROCESSOR					
RESERVED	RESERVED					

14/36
FIG. 14



15/36

FIG. 15A

		STRIF	E 1			STRIF	E 2			STRIP	E 3			STRIP	E 4			STRIF	PE 5	
CYCLE	L0	L1	L2	L3	LO	L1	L2	_L3	LO	_L1	L2	L3	LO	L1	L2	L3	LO	L1	L2	L3
1 1	K0	STATE	D0	D1	K0	STATE	D2	D3	K0	STATE	D4	D5	K0	STATE	D6	D7	K0	STATE	RES	RES
2	D8																			D27
3	D28																			D47
4	D48																			D67
5	D68																			D87
6	D88																			D107
7	D108																			D127
8	D128																			D147

FIG. 15B

STATE INFORMATION								
NAME	DESCRIPTION							
SLOT NUMBER	DESTINATION SLOT NUMBER FOR BIA TO CROSSPOINT SWITCH DIRECTION SOURCE SLOT NUMBER FOR CROSSPOINT SWITCH TO BIA DIRECTION							
PAYLOAD STATE	ENCODED PAYLOAD STATE INFORMATION (RESERVED, SOA, DATA, ABORT)							
RESERVED	RESERVED							

FIG. 15C

END OF PACKET ENCODING INFORMATION	1. EOP DURING CYCLE 1 (ie. DURING TRANSMISSION OF STATE INFORMATION) 1 KO State DO D1 KO State D2 D3 KO State K1 K1 KO State K1 K1 KO State RES RES NOTE THAT THE KO, STATE, AND RESERVED BYTES ARE ALL PRESERVED, AS IN ANY OTHER CYCLE 1 TRANMISSION. THE K1	CHARACTER IS TREATED AS DATA 2. EOP DURING CYCLE n (n!=0)	1 KU State DV D1 KO State D2 D3 KO State D4 D5 KO State D6 D7 KO State RES RES 2 D8	3. EOP AT BLOCK BOUNDARY DURING CYCLE n (n!=8) 1 KO state D0 D1 KO state D2 D3 KO state D4 D5 KO state D6 D7 KO state RES RES 2 D8	AT WHEN n>0, THE BLOCK BOUNDARY FOR DATA IS IN LANE 3 STRIPE 5. HOWEVER, Y FOR DATA IS IN LANE 3 OF STRIPE 4.	4. EOP at cell boundary 6 D88 7 D108 8 D128	1 KO state K1 K1 K0 state K1 K1 K0 state K1 K1 K0 state K1 K1 K0 state RES RES
------------------------------------	---	--	---	--	---	---	---

FIG. 15D

		STRI	PE 1			STRI	PE 2			STRI	PE 3			STRI	PE 4			STRI	PE 5	
CYCLE	LO	L1	L2	L3	LO	L1	L2	L3	LO	L1	L2	L3	L0	L1	L2	L3	LO	L1	L2	L3
1	K0	P1	D0	D1																
2	D8			D11																
3	D28			D31	K0	P1	D2	D3												
4	D48			D51	D12			D15					K0	P1	D6	D7				
5	D6B			D71	D32			D35					D20			D23				
6	D8B			D91	D52			D55	K0	P1	D4	D5	D40			D43				
7	D108			D111	D72			D75	D16			D19	D60			D63	K0	P1	RES	RES
8	D128			D131	D92			D95	D36			D39	D80			D83	D24			D27

18/36

FIG. 16

	STRIPE 1	STRIPE 2	STRIPE 3	STRIPE 4	STRIPE 5
CYCLE	LO L1 L2 L3	LO L1 L2 L3	LO L1 L2 L3	LO L1 L2 L3	LO L1 L2 L3
1	KO \$\$1 00 DY	KO SS6 D151 D152	KO SS2 D4 D5	KO 533 D6 D7	KO S81 BES RES
2	D8 / D11	D161 D162 D163 K1	D16 D19	020 023	0320
3	D28 D31	KO SS2 D2 D3	D36 D39	048 043	0343
4	D48 D51	D12 D15	056 059	KO SS4 D6 D7	D360 D363
5	D68 D71	D32 D35	D76 K1 K1 K1	D20 D23	0380 0383
6	D88 D81	052 055	KO SS3 D4 D5	D40 D43	KY/KY/KY/KY/
/	D108 D111	072 075	019	D60 D63	KO SSS RES RES
8	D128 D131	KO 555 02 03	036 039	080 K1 K1 K1	034
9	KO SSA DO DI	012	KO SS6 D153 D154	KO SSZ DE D7	047
10	08 011	032	K1 K1 K1 K1	023	064 065
11	D28 D31	052	KO S\$7 D300 D301	D40 D43	KO SS1 RES RES
12	D48 D51	KØ SS1 02 D3	0312	D60 D63	024 027
13	068 071	D12 D15	0332	K1 K1 K1 K1 K1 K0 SS6 D155 D156	064 067
14	KO 587 0296 0297	D32 D35 D55	0352 0372 0375	K0 SS6 D155 D156 K1 K1 K1 K1	084 087
15 16	0304 0307 0324 0327	D52 D75 D75	KI KI KI KI	K0 SS1 06 07	0104 0107
17	D324	082 085	KØ 555 04 05	020 023	0124 0127
18	0364 0367	D112 D115	D16 1019	040 043	0144 0147
19	K1 K1 K1 K1	D132 D135	936	060 063	DO SS3 RES RES
20	KO SS6 D149 D150	KO \$87 0298 0299	056	080 083	024 027
21	D157 D160	0308 0311	KO SS1 04 05	0100 0103	1044 1045 K1 K1
22	KØ SS1 K1 K1	0328 0331	016 019	0120 0123	IKO SS2 HES RES
23	KO 553 100 101	0348 0351	036 / 039	0140 0143	D24 D27
24	D8 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	0368	056 7 059	KO SST 10302 0303	044 / 047/

GREEN YELLOW ORANGE BLUE RED RUST PINK






FIG. 19








FIG. 21D




FIG 21F






FIG. 22



27/36 **FIG. 23A**








FIG. 24



30/36 FIG. 25A



31/36

FIG. 25B




FIG. 26






FIG. 27A



33/36 FIG. 27B




34/36 FIG. 27C FROM STEP 2738 -2740 IF BOTH 32-BIT CHUNKS OF DATA ARE VALID, WRITE THEM TO THE DATA FIFO RAM -2742 IF ONLY ONE OF THE 32-BIT CHUNKS IS VALID, SAVE IT IN A TEMPORARY REGISTER IF FIFO DEPTH HAS NOT DROPPED BELOW A PREDETERMINED LEVEL. COMBINE THE SAVED 32-BIT DATA AND THE SUBSEQUENT VALID 32-BIT DATA AND WRITE THEM TO THE FIFO RAM -2744 IF ONLY ONE OF THE 32-BIT CHUNKS IS VALID AND THE FIFO DEPTH HAS DROPPED BELOW 4 ENTRIES, WRITE THE VALID 32-BIT CHUNK COMBINED WITH A 32-BIT IDLE DATA TO THE FIFO RAM -2746 INDICATE TO FIFO READ ARBITRATOR IF KO HAS BEEN READ OR FIFO RAM IS EMPTY TO REQUEST FOR ARBITRATION

INDICATE TO THE FIFO READ ARBITRATOR
WHETHER KO IS ALIGNED TO THE FIRST 32-BIT
CHUNK OR THE SECOND 32-BIT CHUNK

WHEN FLOW CONTROL CONDITION IS DETECTED.
STOP REQUESTING TO THE FIFO READ ARBITRATOR

AFTER THE CURRENT CELL IS COMPLETELY READ FROM THE FIFO RAM

FIG. 27D



36/36 FIG. 27E

